[PATCH] D152821: [RISCV] Add support for Xcvmac extension in CV32E40P

QIHAN CAI via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 13 08:46:15 PDT 2023


realqhc created this revision.
realqhc added reviewers: craig.topper, jrtc27, asb, kito-cheng, reames.
Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, shiva0217, niosHD, sabuasal, johnrusso, rbar, hiraditya, arichardson.
Herald added a project: All.
realqhc requested review of this revision.
Herald added subscribers: llvm-commits, pcwang-thead, eopXD, MaskRay.
Herald added a project: LLVM.

Implement Xcvmac intrinsics for CV32E40P according to the specification.

This is the first commit of a patch-set to upstream the 7 vendor specific extensions of CV32E40P.

The patch-set aims at upstreaming the extensions on MC. The following will be on CodeGen, and the final patch-set will be on builtins if possible. The implemented version is on [0].

Contributors: @CharKeaney, @jeremybennett, @lewis-revill, @liaolucy, @simoncook

Spec: https://github.com/openhwgroup/cv32e40p/blob/62bec66b36182215e18c9cf10f723567e23878e9/docs/source/instruction_set_extensions.rst

[0] https://github.com/openhwgroup/corev-llvm-project


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D152821

Files:
  llvm/docs/RISCVUsage.rst
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXCvmac.td
  llvm/test/MC/RISCV/corev/mac/invalid.s
  llvm/test/MC/RISCV/corev/mac/mac-invalid.s
  llvm/test/MC/RISCV/corev/mac/mac.s
  llvm/test/MC/RISCV/corev/mac/machhsn-invalid.s
  llvm/test/MC/RISCV/corev/mac/machhsn.s
  llvm/test/MC/RISCV/corev/mac/machhsrn-invalid.s
  llvm/test/MC/RISCV/corev/mac/machhsrn.s
  llvm/test/MC/RISCV/corev/mac/machhun-invalid.s
  llvm/test/MC/RISCV/corev/mac/machhun.s
  llvm/test/MC/RISCV/corev/mac/machhurn-invalid.s
  llvm/test/MC/RISCV/corev/mac/machhurn.s
  llvm/test/MC/RISCV/corev/mac/macsn-invalid.s
  llvm/test/MC/RISCV/corev/mac/macsn.s
  llvm/test/MC/RISCV/corev/mac/macsrn-invalid.s
  llvm/test/MC/RISCV/corev/mac/macsrn.s
  llvm/test/MC/RISCV/corev/mac/macun-invalid.s
  llvm/test/MC/RISCV/corev/mac/macun.s
  llvm/test/MC/RISCV/corev/mac/macurn-invalid.s
  llvm/test/MC/RISCV/corev/mac/macurn.s
  llvm/test/MC/RISCV/corev/mac/msu-invalid.s
  llvm/test/MC/RISCV/corev/mac/msu.s
  llvm/test/MC/RISCV/corev/mac/mulhhs-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhs.s
  llvm/test/MC/RISCV/corev/mac/mulhhsn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhsn.s
  llvm/test/MC/RISCV/corev/mac/mulhhsrn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhsrn.s
  llvm/test/MC/RISCV/corev/mac/mulhhu-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhu.s
  llvm/test/MC/RISCV/corev/mac/mulhhun-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhun.s
  llvm/test/MC/RISCV/corev/mac/mulhhurn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulhhurn.s
  llvm/test/MC/RISCV/corev/mac/muls-invalid.s
  llvm/test/MC/RISCV/corev/mac/muls.s
  llvm/test/MC/RISCV/corev/mac/mulsn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulsn.s
  llvm/test/MC/RISCV/corev/mac/mulsrn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulsrn.s
  llvm/test/MC/RISCV/corev/mac/mulu-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulu.s
  llvm/test/MC/RISCV/corev/mac/mulun-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulun.s
  llvm/test/MC/RISCV/corev/mac/mulurn-invalid.s
  llvm/test/MC/RISCV/corev/mac/mulurn.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D152821.530924.patch
Type: text/x-patch
Size: 46147 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230613/f6e9aa37/attachment.bin>


More information about the llvm-commits mailing list