[PATCH] D150415: [RISCV] Add a pass to merge moving parameter registers instructions for Zcmp

Xinlong Wu via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat May 13 01:29:44 PDT 2023


VincentWu updated this revision to Diff 521878.
VincentWu marked 2 inline comments as done.
VincentWu added a comment.

address comments


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150415/new/

https://reviews.llvm.org/D150415

Files:
  llvm/lib/Target/RISCV/CMakeLists.txt
  llvm/lib/Target/RISCV/RISCV.h
  llvm/lib/Target/RISCV/RISCVMoveOptimizer.cpp
  llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
  llvm/test/CodeGen/RISCV/O0-pipeline.ll
  llvm/test/CodeGen/RISCV/O3-pipeline.ll
  llvm/test/CodeGen/RISCV/cm_mvas_mvsa.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D150415.521878.patch
Type: text/x-patch
Size: 16776 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230513/e61b1bd8/attachment.bin>


More information about the llvm-commits mailing list