[PATCH] D149375: [RISCV] Introduce unaligned-vector-mem feature

[Philip Reames via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGd636bcb6ae51: [RISCV] Introduce unaligned-vector-mem feature (authored by reames).

Changed prior to commit:
  https://reviews.llvm.org/D149375?vs=517675&id=517936#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149375/new/

https://reviews.llvm.org/D149375

Files:
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-combine.ll
  llvm/test/CodeGen/RISCV/rvv/unaligned-loads-stores.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D149375.517936.patch
Type: text/x-patch
Size: 16502 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230428/3ee9e456/attachment-0001.bin>