[PATCH] D148523: [LegalizeTypes][VP] Widen fixed length vectors to VP nodes

[Craig Topper via Phabricator via llvm-commits]

craig.topper added a comment.

Can we split load/stores to their own patch? I'm happy to approve those.



================
Comment at: llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll:949
+; CHECK-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
+; CHECK-NEXT:    vdivu.vv v10, v11, v10
+; CHECK-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
----------------
Can't we use a VL=6 vdivu.vv?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D148523/new/

https://reviews.llvm.org/D148523