[PATCH] D145169: FastRegAlloc: Fix implicit operands not rewritten

[Gaëtan Bossu via Phabricator via llvm-commits]

gbossu updated this revision to Diff 513553.
gbossu added a comment.
Herald added a subscriber: mgrang.

Re-process MachineOperands when kill/dead flags are added. Adding those on implicit operands might re-arrange the whole list of MOs in a MachineInstr.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145169/new/

https://reviews.llvm.org/D145169

Files:
  llvm/lib/CodeGen/RegAllocFast.cpp
  llvm/test/CodeGen/ARM/regalloc-fast-rewrite-implicits.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D145169.513553.patch
Type: text/x-patch
Size: 18879 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230414/2b6e1821/attachment.bin>