[PATCH] D147118: [ValueTracking] Use dominate tree to get dominate predecessor condtion

[chenglin.bi via Phabricator via llvm-commits]

bcl5980 updated this revision to Diff 513486.
bcl5980 added a comment.

rebase code


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D147118/new/

https://reviews.llvm.org/D147118

Files:
  llvm/include/llvm/Analysis/DomConditionAnalysis.h
  llvm/include/llvm/Analysis/InstructionSimplify.h
  llvm/include/llvm/Analysis/ValueTracking.h
  llvm/lib/Analysis/CMakeLists.txt
  llvm/lib/Analysis/DomConditionAnalysis.cpp
  llvm/lib/Analysis/InstructionSimplify.cpp
  llvm/lib/Analysis/ValueTracking.cpp
  llvm/lib/Transforms/Scalar/InstSimplifyPass.cpp
  llvm/test/Transforms/InstSimplify/domcondition.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D147118.513486.patch
Type: text/x-patch
Size: 15443 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230414/fbe46248/attachment.bin>