[PATCH] D129927: [MachineScheduler] Try to issue the load instruction preferentially

Allen zhong via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Apr 2 22:03:53 PDT 2023

Previous message: [llvm] 96dcd8c - [LoongArch] Optimize bitwise and with immediates
Next message: [PATCH] D147423: [LoongArch] Optimize 32-bit addition with ALSL_W on LoongArch64
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Allen abandoned this revision.
Allen added a comment.

Abandon as I think the impovement of target schedule model  may be a better way as comment suggested


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129927/new/

https://reviews.llvm.org/D129927

Previous message: [llvm] 96dcd8c - [LoongArch] Optimize bitwise and with immediates
Next message: [PATCH] D147423: [LoongArch] Optimize 32-bit addition with ALSL_W on LoongArch64
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list