[PATCH] D147167: [TwoAddressInstruction] Improve tests for register killed by instruction
Jay Foad via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 29 09:26:23 PDT 2023
foad created this revision.
Herald added subscribers: kosarev, mstorsjo, StephenFan, kerbowa, pengfei, Jim, hiraditya, jvesely, dylanmckay.
Herald added a project: All.
foad requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
Define and use a MachineOperand overload of isPlainlyKilled. This
improves codegen in a couple of tests because it catches the case where
MO does not kill Reg but another operand of the same instruction does.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D147167
Files:
llvm/lib/CodeGen/TwoAddressInstructionPass.cpp
llvm/test/CodeGen/AArch64/sve-fixed-length-limit-duplane.ll
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-limit-duplane.ll
llvm/test/CodeGen/AMDGPU/mad-mix-lo.ll
llvm/test/CodeGen/AVR/shift32.ll
llvm/test/CodeGen/X86/pr32284.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D147167.509398.patch
Type: text/x-patch
Size: 9975 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230329/31faee25/attachment.bin>
More information about the llvm-commits
mailing list