[PATCH] D146313: [AMDGPU] Simplify SMEM Real instruction definitions. NFC.

Ivan Kosarev via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 17 11:06:18 PDT 2023


kosarev added inline comments.


================
Comment at: llvm/lib/Target/AMDGPU/SMInstructions.td:973
     : SMEM_Real_gfx10<op, !cast<SM_Pseudo>(ps # offsets.Variant)> {
-  RegisterClass BaseClass = !cast<SM_Load_Pseudo>(ps # offsets.Variant).BaseClass;
-  let InOperandList = !con((ins BaseClass:$sbase), offsets.Ins, (ins CPol:$cpol));
 }
 
----------------
Looks like no need for the curly braces anymore?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D146313/new/

https://reviews.llvm.org/D146313



More information about the llvm-commits mailing list