[PATCH] D141560: [RISCV][CodeGen] Add codegen pattern for FLI instruction in experimental zfa extension

[Jun Sha via Phabricator via llvm-commits]

joshua-arch1 added a comment.
Herald added a subscriber: jobnoorman.

Anyone knows how to generate FLI from C-code? If I compile the following program, I cannot get FlI. ConstantFP will be converted to Constant in DAG.

void foo_double64 ()
{

  volatile double a;
  a = 0.0625;

}



================
Comment at: llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp:849
+          (VT == MVT::f32 && RISCVLoadFPImm::getLoadFP32Imm(APF) != -1 && 
+           !APF.isPosZero()))
+        break;
----------------
craig.topper wrote:
> Why was this isPosZero check added? It wasn't there when the patch was approved.
Just in order to make sure loading +0.0 will not use fli.s.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D141560/new/

https://reviews.llvm.org/D141560