[PATCH] D142803: [LogicCombine 1/?] Implement a general way to simplify logical operations.

chenglin.bi via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 15 02:02:05 PDT 2023

Previous message: [PATCH] D142803: [LogicCombine 1/?] Implement a general way to simplify logical operations.
Next message: [PATCH] D145551: [SVE] Add patterns for shift intrinsics with FalseLanesZero mode
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

bcl5980 added a comment.

If no one have any further comments I will abandon this serial patches. It looks it can't improve too much.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D142803/new/

https://reviews.llvm.org/D142803

Previous message: [PATCH] D142803: [LogicCombine 1/?] Implement a general way to simplify logical operations.
Next message: [PATCH] D145551: [SVE] Add patterns for shift intrinsics with FalseLanesZero mode
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list