[PATCH] D145170: [AMDGPU] Vectorize misaligned global loads & stores

[Jeffrey Byrnes via Phabricator via llvm-commits]

jrbyrnes updated this revision to Diff 502013.
jrbyrnes marked an inline comment as done.
jrbyrnes added a comment.

Also include "other" address space in updated model.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145170/new/

https://reviews.llvm.org/D145170

Files:
  llvm/lib/Target/AMDGPU/AMDGPU.h
  llvm/lib/Target/AMDGPU/SIISelLowering.cpp
  llvm/test/CodeGen/AMDGPU/fast-unaligned-load-store.global.ll
  llvm/test/CodeGen/AMDGPU/global-i16-load-store.ll
  llvm/test/CodeGen/AMDGPU/load-constant-i16.ll
  llvm/test/CodeGen/AMDGPU/load-global-i16.ll
  llvm/test/CodeGen/AMDGPU/udiv.ll
  llvm/test/Transforms/LoadStoreVectorizer/AMDGPU/merge-stores.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D145170.502013.patch
Type: text/x-patch
Size: 23829 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230302/cc0a74d3/attachment.bin>