[PATCH] D141560: [RISCV][CodeGen] Add codegen pattern for FLI instruction in experimental zfa extension

[Jun Sha via Phabricator via llvm-commits]

joshua-arch1 marked 9 inline comments as done.
joshua-arch1 added a comment.

Ping.



================
Comment at: llvm/test/CodeGen/RISCV/float-zfa.ll:123
+; RV64IZFA-NEXT:    ret
+  ret float 255.0
+}
----------------
craig.topper wrote:
> Why 255.0? Is this a negative test?
Yep. I just want to ensure load floating-point immediates of other values will not generate FLI.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D141560/new/

https://reviews.llvm.org/D141560