[PATCH] D144002: [RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension
Philipp Tomsich via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Feb 17 10:45:50 PST 2023
This revision was not accepted when it landed; it landed in state "Needs Review".
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGd2918544a7fc: [RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension (authored by mtsamis, committed by philipp.tomsich).
Changed prior to commit:
https://reviews.llvm.org/D144002?vs=498312&id=498444#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D144002/new/
https://reviews.llvm.org/D144002
Files:
llvm/docs/RISCVUsage.rst
llvm/docs/ReleaseNotes.rst
llvm/lib/Support/RISCVISAInfo.cpp
llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
llvm/lib/Target/RISCV/RISCVFeatures.td
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td
llvm/test/CodeGen/RISCV/attributes.ll
llvm/test/CodeGen/RISCV/xtheadmempair.ll
llvm/test/MC/RISCV/rv32xtheadmempair-invalid.s
llvm/test/MC/RISCV/rv32xtheadmempair-valid.s
llvm/test/MC/RISCV/rv64xtheadmempair-invalid.s
llvm/test/MC/RISCV/rv64xtheadmempair-valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144002.498444.patch
Type: text/x-patch
Size: 37032 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230217/05ff899d/attachment.bin>
More information about the llvm-commits
mailing list