[PATCH] D143860: [X86] Add additional operations that masked instructions can combine with

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added inline comments.


================
Comment at: llvm/lib/Target/X86/X86ISelLowering.cpp:19931
+    case ISD::UMAX:
+    case ISD::UMIN:
+    case ISD::ABS:
----------------
I can see test changes for some of the integer min/max opcodes but nothing else - could you add additional test coverage first?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D143860/new/

https://reviews.llvm.org/D143860