[llvm] 301db4f - [RISCV] Use MVT enum directly instead of converting to bit width. NFC

[Craig Topper via llvm-commits]

Author: Craig Topper
Date: 2023-02-04T16:26:18-08:00
New Revision: 301db4f920014a157162ccb2756a4ad02a53f040

URL: https://github.com/llvm/llvm-project/commit/301db4f920014a157162ccb2756a4ad02a53f040
DIFF: https://github.com/llvm/llvm-project/commit/301db4f920014a157162ccb2756a4ad02a53f040.diff

LOG: [RISCV] Use MVT enum directly instead of converting to bit width. NFC

Added: 
    

Modified: 
    llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
index f802516fc7d5..2f7133b2ab75 100644
--- a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
@@ -710,31 +710,30 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
     return;
   }
   case ISD::ConstantFP: {
-    unsigned BitSize = VT.getSizeInBits().getFixedValue();
     const APFloat &APF = cast<ConstantFPSDNode>(Node)->getValueAPF();
     // td can handle +0.0 already.
     if (APF.isPosZero())
       break;
     // Special case: a 64 bit -0.0 uses more instructions than fmv + fneg.
-    if (APF.isNegZero() && BitSize == 64)
+    if (APF.isNegZero() && VT == MVT::f64)
       break;
-    assert((BitSize <= Subtarget->getXLen()) &&
+    assert(VT.bitsLE(Subtarget->getXLenVT()) &&
            "Cannot create a 64 bit floating-point immediate value for rv32");
     SDValue Imm =
         SDValue(selectImm(CurDAG, DL, XLenVT,
                           APF.bitcastToAPInt().getSExtValue(), *Subtarget),
                 0);
     unsigned Opc;
-    switch (BitSize) {
+    switch (VT.SimpleTy) {
     default:
       llvm_unreachable("Unexpected size");
-    case 16:
+    case MVT::f16:
       Opc = RISCV::FMV_H_X;
       break;
-    case 32:
+    case MVT::f32:
       Opc = RISCV::FMV_W_X;
       break;
-    case 64:
+    case MVT::f64:
       Opc = RISCV::FMV_D_X;
       break;
     }