[PATCH] D143029: [RISCV] Add vendor-defined XTHeadBa (address-generation) extension

Wang Pengcheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 1 22:53:38 PST 2023


pcwang-thead added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/rv64xtheadba.ll:7
+
+define signext i16 @sh1add(i64 %0, ptr %1) {
+; RV64I-LABEL: sh1add:
----------------
Rename these tests from `sh[1,2,3]add` to `th_addsl_[1,2,3]`?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D143029/new/

https://reviews.llvm.org/D143029



More information about the llvm-commits mailing list