[PATCH] D142904: [AArch64][SME2] Add multi-vector zip/uzp intrinsics

[Kerry McLaughlin via Phabricator via llvm-commits]

kmclaughlin added inline comments.


================
Comment at: llvm/test/CodeGen/AArch64/sve2p1-intrinsics-uzpx4.ll:6
+
+define { <vscale x 16 x i8>, <vscale x 16 x i8>, <vscale x 16 x i8>, <vscale x 16 x i8> } @uzp_x4_i8(<vscale x 16 x i8> %zn1, <vscale x 16 x i8> %zn2, <vscale x 16 x i8> %zn3, <vscale x 16 x i8> %zn4) nounwind {
+; CHECK-LABEL: uzp_x4_i8:
----------------
Can you please add an `%unused` argument to these tests, to make sure the lists start at multiples of 4?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D142904/new/

https://reviews.llvm.org/D142904