[PATCH] D141842: [LoopVectorize] Enable integer Mul and Add as select reduction patterns

Mikael Holmén via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 27 03:51:38 PST 2023

Previous message: [PATCH] D141842: [LoopVectorize] Enable integer Mul and Add as select reduction patterns
Next message: [llvm] 668c1f1 - [gn build] Port a7a4463acbe1
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

uabelho added a comment.

I've verified that I don't see the miscompile anymore with the updated patch. I have not done any other wider testing.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D141842/new/

https://reviews.llvm.org/D141842

Previous message: [PATCH] D141842: [LoopVectorize] Enable integer Mul and Add as select reduction patterns
Next message: [llvm] 668c1f1 - [gn build] Port a7a4463acbe1
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list