[PATCH] D142079: [TableGen] Support custom decoders for variable length instructions

[Sheng via Phabricator via llvm-commits]

0x59616e added inline comments.


================
Comment at: llvm/include/llvm/Target/Target.td:806-807
+/// doesn't matter.
+/// Note that currently we cannot assign different decoders in the same
+/// (instruction) operand.
 def encoder;
----------------
Under what circumstances will we need different decoders for the same operand ?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D142079/new/

https://reviews.llvm.org/D142079