[PATCH] D141706: [DAG][ARM][AArch64] Transform max(a, b) - min(a,b) -> abd(a,b)

[Dave Green via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG21df504399c2: [DAG][ARM][AArch64] Transform max(a,b) - min(a,b) -> abd(a,b) (authored by dmgreen).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D141706/new/

https://reviews.llvm.org/D141706

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/AArch64/neon-abd.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D141706.490101.patch
Type: text/x-patch
Size: 4621 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230118/dfc0e17c/attachment.bin>