[PATCH] D136396: [X86] Enable reassociation for ADD instructions

LuoYuanke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 16 19:57:42 PST 2023

Previous message: [PATCH] D141884: [DAG] Peek through ZEXT/TRUNC in foldAddSubMasked1
Next message: [llvm] 4a64024 - [AArch64] fold subs ugt/ult to ands when the second operand is a mask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

LuoYuanke added a comment.

It seems this patch cause spec2017/548 performance regression, as it increased register pressure after reassociating ADD operation.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136396/new/

https://reviews.llvm.org/D136396

Previous message: [PATCH] D141884: [DAG] Peek through ZEXT/TRUNC in foldAddSubMasked1
Next message: [llvm] 4a64024 - [AArch64] fold subs ugt/ult to ands when the second operand is a mask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list