[PATCH] D135633: [GlobalISel] Combine things like (z = x <= 0 ? z = x : z = 0) -> x & (x >> bw-1)

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 5 11:22:01 PST 2023

Previous message: [PATCH] D140421: [RISCV] Add more XVentanaCondOps patterns.
Next message: [llvm] 239a174 - [RISCV] Prevent constant hoisting for or/and/xor that can use bseti/bclri/binvi.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm added a comment.

reverse ping


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135633/new/

https://reviews.llvm.org/D135633

Previous message: [PATCH] D140421: [RISCV] Add more XVentanaCondOps patterns.
Next message: [llvm] 239a174 - [RISCV] Prevent constant hoisting for or/and/xor that can use bseti/bclri/binvi.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list