[llvm] 77fad4c - [LoongArch][test] Regenerate checks for the ghc-cc.ll test case

Weining Lu via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 26 04:17:11 PST 2022


Author: WANG Xuerui
Date: 2022-12-26T20:15:56+08:00
New Revision: 77fad4c31e9c32a61da78946f41e8db28ec6a6a7

URL: https://github.com/llvm/llvm-project/commit/77fad4c31e9c32a61da78946f41e8db28ec6a6a7
DIFF: https://github.com/llvm/llvm-project/commit/77fad4c31e9c32a61da78946f41e8db28ec6a6a7.diff

LOG: [LoongArch][test] Regenerate checks for the ghc-cc.ll test case

Seems the codegen was stale (the extra `ret` after the tail call should
not be there, and indeed it is not emitted by the current code), plus
the whitespaces are different from the update_llc_test_checks.py style.
Simply regenerate it to fix the test failure.

Differential Revision: https://reviews.llvm.org/D140670

Added: 
    

Modified: 
    llvm/test/CodeGen/LoongArch/ghc-cc.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/LoongArch/ghc-cc.ll b/llvm/test/CodeGen/LoongArch/ghc-cc.ll
index fb67ea565bfa..0ab125e875b9 100644
--- a/llvm/test/CodeGen/LoongArch/ghc-cc.ll
+++ b/llvm/test/CodeGen/LoongArch/ghc-cc.ll
@@ -24,61 +24,60 @@
 @d4 = external dso_local global double ; assigned to register: fs7
 
 define ghccc void @foo() nounwind {
-; LA64-LABEL:	foo:
-; LA64:		# %bb.0: # %entry
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(base)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(base)
-; LA64-NEXT:	ld.d	$s0, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(sp)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(sp)
-; LA64-NEXT:	ld.d	$s1, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(hp)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(hp)
-; LA64-NEXT:	ld.d	$s2, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(r1)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(r1)
-; LA64-NEXT:	ld.d	$s3, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(r2)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(r2)
-; LA64-NEXT:	ld.d	$s4, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(r3)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(r3)
-; LA64-NEXT:	ld.d	$s5, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(r4)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(r4)
-; LA64-NEXT:	ld.d	$s6, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(r5)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(r5)
-; LA64-NEXT:	ld.d	$s7, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(splim)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(splim)
-; LA64-NEXT:	ld.d	$s8, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(f1)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(f1)
-; LA64-NEXT:	fld.s	$fs0, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(f2)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(f2)
-; LA64-NEXT:	fld.s	$fs1, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(f3)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(f3)
-; LA64-NEXT:	fld.s	$fs2, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(f4)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(f4)
-; LA64-NEXT:	fld.s	$fs3, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(d1)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(d1)
-; LA64-NEXT:	fld.d	$fs4, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(d2)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(d2)
-; LA64-NEXT:	fld.d	$fs5, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(d3)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(d3)
-; LA64-NEXT:	fld.d	$fs6, $a0, 0
-; LA64-NEXT:	pcalau12i	$a0, %pc_hi20(d4)
-; LA64-NEXT:	addi.d	$a0, $a0, %pc_lo12(d4)
-; LA64-NEXT:	fld.d	$fs7, $a0, 0
-; LA64-NEXT:	b	%plt(bar)
-; LA64-NEXT:	ret
+; LA64-LABEL: foo:
+; LA64:       # %bb.0: # %entry
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(base)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(base)
+; LA64-NEXT:    ld.d $s0, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(sp)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(sp)
+; LA64-NEXT:    ld.d $s1, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(hp)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(hp)
+; LA64-NEXT:    ld.d $s2, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(r1)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(r1)
+; LA64-NEXT:    ld.d $s3, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(r2)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(r2)
+; LA64-NEXT:    ld.d $s4, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(r3)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(r3)
+; LA64-NEXT:    ld.d $s5, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(r4)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(r4)
+; LA64-NEXT:    ld.d $s6, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(r5)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(r5)
+; LA64-NEXT:    ld.d $s7, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(splim)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(splim)
+; LA64-NEXT:    ld.d $s8, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(f1)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(f1)
+; LA64-NEXT:    fld.s $fs0, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(f2)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(f2)
+; LA64-NEXT:    fld.s $fs1, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(f3)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(f3)
+; LA64-NEXT:    fld.s $fs2, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(f4)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(f4)
+; LA64-NEXT:    fld.s $fs3, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(d1)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(d1)
+; LA64-NEXT:    fld.d $fs4, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(d2)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(d2)
+; LA64-NEXT:    fld.d $fs5, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(d3)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(d3)
+; LA64-NEXT:    fld.d $fs6, $a0, 0
+; LA64-NEXT:    pcalau12i $a0, %pc_hi20(d4)
+; LA64-NEXT:    addi.d $a0, $a0, %pc_lo12(d4)
+; LA64-NEXT:    fld.d $fs7, $a0, 0
+; LA64-NEXT:    b %plt(bar)
 
 entry:
   %0  = load double, ptr @d4


        


More information about the llvm-commits mailing list