[PATCH] D139648: [RISCV] Use vmv.v.i for insertion into lane 0 of undef vector when profitable
Philip Reames via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 13 08:03:34 PST 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG8adde6941a4b: [RISCV] Use vmv.v.i for insertion into lane 0 of undef vector when profitable (authored by reames).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D139648/new/
https://reviews.llvm.org/D139648
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-stepvector.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139648.482490.patch
Type: text/x-patch
Size: 18290 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221213/e14e80fe/attachment.bin>
More information about the llvm-commits
mailing list