[PATCH] D139648: [RISCV] Use vmv.v.i for insertion into lane 0 of undef vector when profitable

Wang Pengcheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 12 01:02:23 PST 2022

Previous message: [PATCH] D138656: [CodeGen] Additional Register argument to storeRegToStackSlot/loadRegFromStackSlot
Next message: [PATCH] D139648: [RISCV] Use vmv.v.i for insertion into lane 0 of undef vector when profitable
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

pcwang-thead accepted this revision.
pcwang-thead added a comment.
This revision is now accepted and ready to land.

LGTM
@craig.topper Any other thoughts?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139648/new/

https://reviews.llvm.org/D139648

Previous message: [PATCH] D138656: [CodeGen] Additional Register argument to storeRegToStackSlot/loadRegFromStackSlot
Next message: [PATCH] D139648: [RISCV] Use vmv.v.i for insertion into lane 0 of undef vector when profitable
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list