[PATCH] D139690: [RISCV][NFC] Define variables for vector VT list of different LMUL

[Wang Pengcheng via Phabricator via llvm-commits]

pcwang-thead added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVRegisterInfo.td:516
+
+def VRNoV0 : VReg<VM1VTs, (add (sequence "V%u", 8, 31),
+                               (sequence "V%u", 1, 7)), 1>;
----------------
craig.topper wrote:
> Wheren't we also passing `vbool` types here?
I think it does.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139690/new/

https://reviews.llvm.org/D139690