[PATCH] D138876: [RISCV] Share code for fixed offsets adjustRegs (thus materializing fewer constants)

[Philip Reames via Phabricator via llvm-commits]

reames updated this revision to Diff 478606.
reames added a comment.

Address @jrtc27 's comments


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138876/new/

https://reviews.llvm.org/D138876

Files:
  llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
  llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
  llvm/lib/Target/RISCV/RISCVRegisterInfo.h
  llvm/test/CodeGen/RISCV/branch-relaxation.ll
  llvm/test/CodeGen/RISCV/large-stack.ll
  llvm/test/CodeGen/RISCV/out-of-reach-emergency-slot.mir
  llvm/test/CodeGen/RISCV/rvv/addi-scalable-offset.mir
  llvm/test/CodeGen/RISCV/rvv/emergency-slot.mir
  llvm/test/CodeGen/RISCV/rvv/large-rvv-stack-size.mir
  llvm/test/CodeGen/RISCV/stack-realignment.ll
  llvm/test/CodeGen/RISCV/vararg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138876.478606.patch
Type: text/x-patch
Size: 46152 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221129/d8659177/attachment.bin>