[PATCH] D138817: [AAch64] Optimize muls with operands having enough sign bits.
    Biplob Mishra via Phabricator via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Tue Nov 29 06:29:11 PST 2022
    
    
  
bipmis updated this revision to Diff 478560.
bipmis added a comment.
Update the patch with support to madd,msub. Handle review comments.
Repository:
  rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138817/new/
https://reviews.llvm.org/D138817
Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/test/CodeGen/AArch64/aarch64-mull-masks.ll
  llvm/test/CodeGen/AArch64/aarch64-smull.ll
  llvm/test/CodeGen/AArch64/arm64-mul.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138817.478560.patch
Type: text/x-patch
Size: 25977 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221129/7e8b93b2/attachment.bin>
    
    
More information about the llvm-commits
mailing list