[PATCH] D138793: [AArch64][SVE2] Add patterns for eor3

[Sander de Smalen via Phabricator via llvm-commits]

sdesmalen added inline comments.


================
Comment at: llvm/test/CodeGen/AArch64/sve2-eor3.ll:17
+  %4 = xor <vscale x 16 x i8> %0, %1
+  %5 = xor <vscale x 16 x i8> %4, %2
+  ret <vscale x 16 x i8> %5
----------------
The operation seems commutative, such that

  %4 = xor <vscale x 16 x i8> %0, %1
  %5 = xor <vscale x 16 x i> %2, %4

should give the same result. Can you add a test for this case?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138793/new/

https://reviews.llvm.org/D138793