[PATCH] D138542: [InstSimplify] Use dominate condtion to simplify instructions

[chenglin.bi via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGb400dde4739f: [InstSimplify] Use dominate condtion to simplify instructions (authored by bcl5980).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138542/new/

https://reviews.llvm.org/D138542

Files:
  llvm/lib/Analysis/InstructionSimplify.cpp
  llvm/test/Transforms/InstCombine/usub-overflow-known-by-implied-cond.ll
  llvm/test/Transforms/InstSimplify/domcondition.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138542.478053.patch
Type: text/x-patch
Size: 8638 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221126/25a0a949/attachment.bin>