[PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine

Nicola Lancellotti via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 23 09:07:47 PST 2022

Previous message: [PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine
Next message: [PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

NicolaLancellotti added a comment.

Thanks, @dmgreen for the review. I fixed the indent and replaced -1 with 255 and 65535 for i8 and i16.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138570/new/

https://reviews.llvm.org/D138570

Previous message: [PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine
Next message: [PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list