[PATCH] D138424: [TargetLowering][AArch64] Teach DemandedBits about VSCALE and SVE CNTx

Benjamin Maxwell via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 22 09:30:24 PST 2022


benmxwl-arm updated this revision to Diff 477232.
benmxwl-arm added a comment.

This patch now only handles teaching DemandedBits about the SVE count intrinsics.
The VSCALE changes have been split out to: https://reviews.llvm.org/D138508


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138424/new/

https://reviews.llvm.org/D138424

Files:
  llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/vscale-and-sve-cnt-demandedbits.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138424.477232.patch
Type: text/x-patch
Size: 6962 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221122/9dc01bae/attachment.bin>


More information about the llvm-commits mailing list