[PATCH] D138311: [RISCV][CodeGen] Chapter of vector instruction type corresponds with chapters in RISCV vector specification. NFC

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 18 10:13:44 PST 2022


craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVScheduleV.td:834
 
 // 17. Vector Permutation Instructions
 def : ReadAdvance<ReadVIMovVX, 0>;
----------------
Is this one also wrong?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138311/new/

https://reviews.llvm.org/D138311



More information about the llvm-commits mailing list