[PATCH] D137426: [RISCV][Codegen] Account for LMUL in Vector floating-point instructions

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfoV.td:528
+          Sched<[WriteVFALUV_UpperBound, ReadVFALUV_UpperBound,
+            ReadVFALUV_UpperBound, ReadVMask]>;
   def F : VALUVF<funct6, OPFVF, opcodestr # "." # vw # "f">,
----------------
Line up after the bracket on the previous line.


================
Comment at: llvm/lib/Target/RISCV/RISCVScheduleV.td:16
+defvar SchedMxListFW = ["UpperBound", "MF4", "MF2", "M1", "M2", "M4"];
+defvar SchedMxListFPW = ["UpperBound", "MF4", "MF2", "M1", "M2", "M4", "M8"];
 
----------------
craig.topper wrote:
> craig.topper wrote:
> > It seems like a bug that we need both of these. I'm going to investigate.
> I think https://reviews.llvm.org/D137439 will remove the need for SchedMxListFPW
this has been committed.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137426/new/

https://reviews.llvm.org/D137426