[PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills

Christudasan Devadasan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Nov 13 22:59:15 PST 2022

Previous message: [PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills
Next message: [PATCH] D124195: [AMDGPU] Separate out SGPR spills to VGPR lanes during PEI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cdevadas added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134949/new/

https://reviews.llvm.org/D134949

Previous message: [PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills
Next message: [PATCH] D124195: [AMDGPU] Separate out SGPR spills to VGPR lanes during PEI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list