[PATCH] D137532: [LoongArch] Implement the TargetLowering::getRegisterByName hook
Gong LingQin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 11 23:32:18 PST 2022
gonglingqin updated this revision to Diff 474923.
gonglingqin added a comment.
Address @SixWeining's comments.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D137532/new/
https://reviews.llvm.org/D137532
Files:
llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
llvm/lib/Target/LoongArch/LoongArchISelLowering.h
llvm/test/CodeGen/LoongArch/get-reg.ll
Index: llvm/test/CodeGen/LoongArch/get-reg.ll
===================================================================
--- /dev/null
+++ llvm/test/CodeGen/LoongArch/get-reg.ll
@@ -0,0 +1,27 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s --mtriple=loongarch64 | FileCheck %s
+
+define i64 @get_stack() nounwind {
+; CHECK-LABEL: get_stack:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: move $a0, $sp
+; CHECK-NEXT: ret
+entry:
+ %sp = call i64 @llvm.read_register.i64(metadata !0)
+ ret i64 %sp
+}
+
+define void @set_stack(i64 %val) nounwind {
+; CHECK-LABEL: set_stack:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: move $sp, $a0
+; CHECK-NEXT: ret
+entry:
+ call void @llvm.write_register.i64(metadata !0, i64 %val)
+ ret void
+}
+
+declare i64 @llvm.read_register.i64(metadata) nounwind
+declare void @llvm.write_register.i64(metadata, i64) nounwind
+
+!0 = !{!"$sp\00"}
Index: llvm/lib/Target/LoongArch/LoongArchISelLowering.h
===================================================================
--- llvm/lib/Target/LoongArch/LoongArchISelLowering.h
+++ llvm/lib/Target/LoongArch/LoongArchISelLowering.h
@@ -134,6 +134,9 @@
return ISD::SIGN_EXTEND;
}
+ Register getRegisterByName(const char *RegName, LLT VT,
+ const MachineFunction &MF) const override;
+
private:
/// Target-specific function used to lower LoongArch calling conventions.
typedef bool LoongArchCCAssignFn(const DataLayout &DL, LoongArchABI::ABI ABI,
Index: llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
===================================================================
--- llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
+++ llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp
@@ -2374,3 +2374,24 @@
}
TargetLowering::LowerAsmOperandForConstraint(Op, Constraint, Ops, DAG);
}
+
+#define GET_REGISTER_MATCHER
+#include "LoongArchGenAsmMatcher.inc"
+
+Register
+LoongArchTargetLowering::getRegisterByName(const char *RegName, LLT VT,
+ const MachineFunction &MF) const {
+ std::pair<StringRef, StringRef> Name = StringRef(RegName).split('$');
+ std::string NewRegName = Name.second.str();
+ Register Reg = MatchRegisterAltName(NewRegName);
+ if (Reg == LoongArch::NoRegister)
+ Reg = MatchRegisterName(NewRegName);
+ if (Reg == LoongArch::NoRegister)
+ report_fatal_error(
+ Twine("Invalid register name \"" + StringRef(RegName) + "\"."));
+ BitVector ReservedRegs = Subtarget.getRegisterInfo()->getReservedRegs(MF);
+ if (!ReservedRegs.test(Reg))
+ report_fatal_error(Twine("Trying to obtain non-reserved register \"" +
+ StringRef(RegName) + "\"."));
+ return Reg;
+}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137532.474923.patch
Type: text/x-patch
Size: 2766 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221112/931b0baa/attachment.bin>
More information about the llvm-commits
mailing list