[llvm] e80e65d - [RISCV] Add OPCFG format of vector. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 10 21:08:27 PST 2022
Author: Craig Topper
Date: 2022-11-10T21:00:58-08:00
New Revision: e80e65dec33514f69a4f94b8a338b1b5d92a5ab7
URL: https://github.com/llvm/llvm-project/commit/e80e65dec33514f69a4f94b8a338b1b5d92a5ab7
DIFF: https://github.com/llvm/llvm-project/commit/e80e65dec33514f69a4f94b8a338b1b5d92a5ab7.diff
LOG: [RISCV] Add OPCFG format of vector. NFC
Refer to https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#101-vector-arithmetic-instruction-encoding
Patch by Jiejie Rong
Reviewed By: reames
Differential Revision: https://reviews.llvm.org/D137694
Added:
Modified:
llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
Removed:
################################################################################
diff --git a/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td b/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
index 69e9d3553b307..90ae61eb15ed8 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
@@ -20,6 +20,7 @@ def OPIVI : RISCVVFormat<0b011>;
def OPIVX : RISCVVFormat<0b100>;
def OPFVF : RISCVVFormat<0b101>;
def OPMVX : RISCVVFormat<0b110>;
+def OPCFG : RISCVVFormat<0b111>;
class RISCVMOP<bits<2> val> {
bits<2> Value = val;
More information about the llvm-commits
mailing list