[PATCH] D137704: [RISCV] Make lowerVECTOR_SHUFFLEAsVNSRL support more vnsrl shuffle pattern.
Han-Kuan Chen via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Nov 9 02:39:58 PST 2022
HanKuanChen updated this revision to Diff 474207.
HanKuanChen added a comment.
Fix pre-merge checks.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D137704/new/
https://reviews.llvm.org/D137704
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shufflevector-vnsrl.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137704.474207.patch
Type: text/x-patch
Size: 16815 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221109/410ef2af/attachment.bin>
More information about the llvm-commits
mailing list