[PATCH] D136847: [RISCV][NFC] Mark rs1 in most memory instructions as memory operand.

[Dmitry via Phabricator via llvm-commits]

dybv-sc updated this revision to Diff 471460.
dybv-sc added a comment.

- Removed Operand suffixes
- Added whitespaces between definitons


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136847/new/

https://reviews.llvm.org/D136847

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoC.td
  llvm/lib/Target/RISCV/RISCVInstrInfoF.td
  llvm/lib/Target/RISCV/RISCVInstrInfoV.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/utils/TableGen/CompressInstEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D136847.471460.patch
Type: text/x-patch
Size: 37023 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221028/ef87025b/attachment.bin>