[PATCH] D136713: [SDAG] avoid vector extract/insert around binop

[Sanjay Patel via Phabricator via llvm-commits]

spatel updated this revision to Diff 470822.
spatel marked an inline comment as done.
spatel added a comment.

Updated to use isSafeToSpeculativelyExecute() (added with 3aec0211187b98 <https://reviews.llvm.org/rG3aec0211187b98c4a4e48872df20e86a775e7a8a>). 
That avoids executing div/rem on unknown/undef vector elements.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136713/new/

https://reviews.llvm.org/D136713

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/X86/cvt16.ll
  llvm/test/CodeGen/X86/half.ll
  llvm/test/CodeGen/X86/urem-vector-lkk.ll
  llvm/test/CodeGen/X86/vec_shift5.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D136713.470822.patch
Type: text/x-patch
Size: 9469 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221026/9fb9da5d/attachment-0001.bin>