[PATCH] D136640: [RISCV][DAG] vslideup/vslidedown with zero offset and undef pass through is a nop
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Oct 25 14:03:36 PDT 2022
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:9888
+ case RISCVISD::VSLIDEUP_VL:
+ // vslidedown.vi undef, src, 0 -> src
+ // vslideup.vi undef, src, 0 -> src
----------------
Is this something we should squash in lowering of insert_vector_elt instead?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D136640/new/
https://reviews.llvm.org/D136640
More information about the llvm-commits
mailing list