[PATCH] D136136: [RISCV] Lower VECTOR_SHUFFLE to VSLIDEDOWN_VL.

[Han-Kuan Chen via Phabricator via llvm-commits]

HanKuanChen updated this revision to Diff 468441.
HanKuanChen added a comment.

Apply Craig's comments.

1. Mask should not starts with -1.
2. Index of V1 EXTRACT_SUBVECTOR should be 0.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136136/new/

https://reviews.llvm.org/D136136

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D136136.468441.patch
Type: text/x-patch
Size: 7492 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221018/50a1b044/attachment.bin>