[PATCH] D135208: [AArch64] Swap 'lsl(val1, small-shmt)' to right hand side for ADD(lsl(val1,small-shmt), lsl(val2,large-shmt))

[Mingming Liu via Phabricator via llvm-commits]

mingmingl updated this revision to Diff 466402.
mingmingl added a comment.

Fix the typo (ADDD -> ADD)


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135208/new/

https://reviews.llvm.org/D135208

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/logical_shifted_reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D135208.466402.patch
Type: text/x-patch
Size: 4002 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221010/8cefae18/attachment.bin>