[PATCH] D135080: [RISCV] Add isel patterns for vfmacc, vfnmacc, vfmsac and vfnmsac.

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfnmsac-vp.ll:7
+
+declare <vscale x 1 x half> @llvm.vp.fma.nxv1f16(<vscale x 1 x half>, <vscale x 1 x half>, <vscale x 1 x half>, <vscale x 1 x i1>, i32)
+declare <vscale x 1 x half> @llvm.vp.fneg.nxv1f16(<vscale x 1 x half>, <vscale x 1 x i1>, i32)
----------------
craig.topper wrote:
> These are scalable vector tests in a fixed vector file.
Converted to fixed vector in dc2b8fb965d535cf3c7149b0e66db28b330c4c90


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135080/new/

https://reviews.llvm.org/D135080