[PATCH] D134019: [MachineCycle][NFC]add a cache for block and top level cycle mapping

Adrian Vogelsgesang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 20 18:22:50 PDT 2022

Previous message: [PATCH] D133921: [PowerPC][NFC] Add virtual call to show redundant spill of vector registers
Next message: [PATCH] D134019: [MachineCycle][NFC]add a cache for block and top level cycle mapping
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

avogelsgesang added a comment.

does it make sense to add a regression test?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134019/new/

https://reviews.llvm.org/D134019

Previous message: [PATCH] D133921: [PowerPC][NFC] Add virtual call to show redundant spill of vector registers
Next message: [PATCH] D134019: [MachineCycle][NFC]add a cache for block and top level cycle mapping
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list