[PATCH] D132096: [SROA] Create additional vector type candidates based on store and load slices

Douglas Yung via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Sep 16 22:00:55 PDT 2022

Previous message: [PATCH] D132096: [SROA] Create additional vector type candidates based on store and load slices
Next message: [PATCH] D133708: [LegalizeTypes][NVPTX] Remove extra compare from fallback code for ISD::ADD in ExpandIntRes_ADDSUB.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

dyung added a comment.

Hi @A-Wadhwani, this change hit an assertion failure in one of our internal tests. I have put the details in GHI #57796, can you take a look?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D132096/new/

https://reviews.llvm.org/D132096

Previous message: [PATCH] D132096: [SROA] Create additional vector type candidates based on store and load slices
Next message: [PATCH] D133708: [LegalizeTypes][NVPTX] Remove extra compare from fallback code for ISD::ADD in ExpandIntRes_ADDSUB.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list