[PATCH] D133701: [llvm][AArch64] Explain why certain registers are reserved on Arm64EC

David Spickett via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 12 07:52:54 PDT 2022


DavidSpickett created this revision.
Herald added subscribers: zzheng, hiraditya, kristof.beyls.
Herald added a project: All.
DavidSpickett requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

This extends 4658366d95d5e398baad956225cc4ba339d5b037 <https://reviews.llvm.org/rG4658366d95d5e398baad956225cc4ba339d5b037> to add a note
explaining why the register is reserved.

note: x13 is clobbered by asynchronous signals when using Arm64EC.

I've added testing for w/x registers and v/q/s/d and h floating point
registers.

llvm will accept, but silently do nothing with, b registers. So they
are not tested here (clang rejects them so at least for C you're safe anyway).


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D133701

Files:
  llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
  llvm/test/CodeGen/AArch64/inline-asm-clobber-arm64ec.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D133701.459460.patch
Type: text/x-patch
Size: 11136 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220912/e607549c/attachment.bin>


More information about the llvm-commits mailing list