[PATCH] D133169: [AMDGPU] Constrain src0 RC of 64 bit shift amount on gfx90a

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 8 16:29:32 PDT 2022

Previous message: [PATCH] D133169: [AMDGPU] Constrain src0 RC of 64 bit shift amount on gfx90a
Next message: [PATCH] D133537: [pipelines] RecomputeGlobalsAAPass after OptimizerEarlyEPCallbacks
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rampitec abandoned this revision.
rampitec added a comment.

Given the compile time impact and that we have less than ideal but working w/a, plus that only one subtarget is affected, I think we do not need this. Abandoning.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133169/new/

https://reviews.llvm.org/D133169

Previous message: [PATCH] D133169: [AMDGPU] Constrain src0 RC of 64 bit shift amount on gfx90a
Next message: [PATCH] D133537: [pipelines] RecomputeGlobalsAAPass after OptimizerEarlyEPCallbacks
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list