[PATCH] D133063: [docs] Add a RISC-V Usage page

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/docs/RISCVUsage.rst:72
+
+Zve32x, Zve32f, Zvl32b
+  LLVM currently assumes a minimum VLEN (vector register width) of 64 bytes.
----------------
reames wrote:
> frasercrmck wrote:
> > Maybe have these back-ticked for consistency?
> Because the table in the spec stopped at 1024, and I skimmed over the "Longer vector length extensions should follow the same pattern. wording.  Will update to add the others.  
Doesn't it go to Zvl65536b?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133063/new/

https://reviews.llvm.org/D133063